View CS5124-D_2601817.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? semiconductor components industries, llc, 2001 april, 2001 rev. 4 1 publication order number: cs5124/d cs5124, cs5126 high performance, integrated current mode pwm controllers the cs5124/6 is a fixed frequency current mode controller designed specifically for dcdc converters found in the telecommunications industry. the cs5124/6 integrates many commonly required current mode power supply features and allows the power supply designer to realize substantial cost and board space savings. the product matrix is as follows: cs5124: 400 khz w/v bias pin, 195 mv first current sense threshold. cs5126: 200 khz w/sync pin, 335 mv first current sense threshold. the cs5124/6 integrates the following features: internal oscillator, slope compensation, sleep on/off, undervoltage lock out, thermal shutdown, soft start timer, low voltage current sense for resistive sensing, second current threshold for pulse by pulse over current protection, a direct optocoupler interface and leading edge current blanking. the cs5124/6 has supply range of 7.7 v to 20 v and is available in 8 pin so narrow package. features ? line uvlo monitoring ? low current sense voltage for resistive current sensing ? external synchronization to higher or lower frequency oscillator (cs5126 only) ? bias for start up circuitry (cs5124 only) ? thermal shutdown ? sleep on/off pin ? soft start timer ? leading edge blanking ? direct optocoupler interface ? 90 ns propagation delay ? 35 ns driver rise and fall times ? sleep mode cs5124xdr8 http://onsemi.com a = assembly location wl, l = wafer lot yy, y = year ww, w = work week device package shipping ordering information cs5124xd8 so8 95 units/rail so8 2500 tape & reel cs5126xd8 cs5126xdr8 so8 so8 95 units/rail 2500 tape & reel so8 d suffix case 751 1 8 v fb ss 1 5124 alyw 8 i sense uvlo gate bias gnd v cc pin connections and marking diagram v fb ss 1 5126 alyw 8 i sense sync gate uvlo gnd v cc cs5126 cs5124
cs5124, cs5126 http://onsemi.com 2 figure 1. application diagram v fb 5v out 3675v in v cc gnd cs5124 mbrd360ct 10 w 0.39 w 1000 pf 0.1 m f 1.5 m f c8 1000 pf 10 m h gate i s bias uvlo ss 10 k c7 c3 c2 c1 0.1 m f 0.022 m f l1 r8 c6 0.01 m f r9 c5 r3 r7 1.0 k 30.1 k enable c9 q2 irfr220 t1 c4 d1 d4 r5 r2 r1 q1 zvn3310a ctx1514514 48vrtn isolated rtn 47 m f u2 tps5908 r4 100 v 100 v 17.4 k 200 k 510 k 10 v 47 w r6 bas16lt1 0.47 m f 25 v maximum ratings* rating value unit operating junction temperature, t j 40 to 135 c storage temperature range, t s 40 to 150 c esd susceptibility (human body model) 2.0 kv lead temperature soldering: reflow: (smd styles only) (note 1) 230 peak c 1. 60 second maximum above 183 c. *the maximum package power dissipation must be observed. maximum ratings pin name pin symbol v max v min i source i sink v cc power input v cc 20 v 0.3 v 1.0 ma 1.5 a peak 200 ma dc clock synchronization input sync (cs5126) 20 v 0.3 v 1.0 ma 1.0 ma v cc clamp output v bias (cs5124) 20 v 0.3 v 1.0 ma 1.0 ma uvlo shutdown input uvlo 6.0 v 0.3 v 1.0 ma 1.0 ma soft start capacitor input ss 6.0 v 0.3 v 1.0 ma 2.0 ma voltage feedback input v fb 6.0 v 0.3 v 3.0 ma 20 ma current sense input i sense 6.0 v 0.3 v 1.0 ma 1.0 ma ground ground 0 v 0 v 1.5 a peak 200 ma dc 1.0 ma gate drive output gate 20 v 0.3 v 1.5 a peak 200 ma dc 1.5 a peak 200 ma dc
cs5124, cs5126 http://onsemi.com 3 electrical characteristics (40 c t j 125 c; 40 c t a 105 c, 7.60 v v cc 20 v, uvlo = 3.0 v, i sense = 0 v, c v(cc) = 0.33 m f, c gate = 1.0 nf (esr = 10 w) ; c ss = 470 pf; c v(fb) = 100 pf, unless otherwise specified.) characteristic test conditions min typ max unit general i cc operating v gate not switching 10 13 ma i cc at v cc low v cc = 6.0 v 500 750 m a i cc sleep v uvl = 1.0 v 210 275 m a low v cc lockout v cc turnon threshold voltage 7.2 7.7 8.3 v v cc turnoff threshold voltage 6.8 7.3 7.8 v v cc hysteresis 350 425 500 mv uvlo sleep threshold voltage uvlo decreasing 1.5 1.8 2.3 v sleep threshold voltage uvlo increasing 1.88 2.45 v sleep hysteresis 35 85 150 mv uvlo turnoff threshold voltage note 2 2.3 2.45 2.6 v uvlo turnon threshold voltage note 2 2.50 2.63 2.76 v uvlo hysteresis turnon turnoff (40 c t j 100 c) note 2 170 185 200 mv uvlo hysteresis turnon turnoff (100 c t j 125 c) note 2 50 185 400 mv uvlo input bias current 1.0 1.0 m a uvlo clamp with uvlo sinking 1.0 ma 5.0 7.5 12 v v cc clamp and bias pin cs5124 only. connect an nfet as follows: bias = g, v cc = s, v in = d. v cc clamp voltage 36 v v in 60 v, 200 nf c ss 500 nf, r = 500 k 7.275 7.9 8.625 v bias minimum voltage measure voltage on bias with: 10 v v cc 20 v & 50 m a i bias 1.0 ma 1.6 2.8 4.0 v bias clamp with bias pin sinking 1.0 ma 12 15 20 v 200 khz oscillator cs5126 only operating frequency 175 200 225 khz max duty cycle clamp 78 82.5 85 % slope compensation (normal operation) 12 18 23 mv/ m s slope compensation (synchronized operation) note 2 7.0 12 16 mv/ m s sync input threshold voltage 1.0 2.0 3.0 v sync input impedance measured with sync = 1.0 v & 10 v 50 120 230 k w 400 khz oscillator cs5124 only operating frequency 360 400 440 khz max duty cycle clamp 80.0 82.5 85.0 % slope compensation 15 21 26 mv/ m s 2. not tested in production. specification is guaranteed by design.
cs5124, cs5126 http://onsemi.com 4 electrical characteristics (continued) (40 c t j 125 c; 40 c t a 105 c, 7.60 v v cc 20 v, uvlo = 3.0 v, i sense = 0 v, c v(cc) = 0.33 m f, c gate = 1.0 nf (esr = 10 w) ; c ss = 470 pf; c v(fb) = 100 pf, unless otherwise specified.) characteristic unit max typ min test conditions soft start soft start charge current 7.0 10 13 m a soft start discharge current 0.5 10.0 ma v ss voltage when v fb begins to rise v fb = 300 mv 1.40 1.62 1.80 v peak soft start charge voltage 4.7 4.9 v valley soft start discharge voltage 200 275 400 mv current sense cs5124 only first current sense threshold at max duty cycle 170 195 215 mv second current sense threshold 250 275 315 mv i sense to gate prop. delay 0 to 700 mv pulse into i sense (after blanking time) 60 90 130 ns leading edge blanking time 0 to 400 mv pulse into i sense 90 130 180 ns internal offset note 3 60 mv current sense cs5126 only first current sense threshold at max duty cycle 300 335 360 mv second current sense threshold 485 525 575 mv i sense to gate prop. delay 0 to 800 mv pulse into i sense (after blanking time) 60 90 130 ns leading edge blanking time 0 to 550 mv pulse into i sense 110 175 210 ns internal offset note 3 125 mv voltage feedback v fb pullup res. 2.9 4.3 8.1 k w v fb clamp voltage cs5124 only 2.63 2.90 3.15 v v fb clamp voltage cs5126 only 2.40 2.65 290 v v fb fault voltage threshold 460 490 520 mv output gate drive maximum sleep pulldown voltage v cc = 6.0 v, i out = 1.0 ma 1.2 2.0 v gate high (ac) series resistance < 1.0 w, note 3 v cc 1.0 v cc 0.5 v gate low (ac) series resistance < 1.0 w, note 3 0.0 0.5 v gate high clamp voltage v cc = 20 v 11.0 13.5 16.0 v rise time measure gate rise time, 1.0 v < gate < 9.0 v v cc = 12 v 45 65 ns fall time measure gate fall time, 9.0 v > gate > 1.0 v v cc = 12 v 25 55 ns thermal shutdown thermal shutdown temperature note 3 gate low 135 150 165 c thermal enable temperature note 3 gate switching 100 125 150 c thermal hysteresis note 3 15 25 35 c 3. not tested in production. specification is guaranteed by design.
cs5124, cs5126 http://onsemi.com 5 package pin description package pin # 8 lead so narrow cs5124 cs5126 pin symbol function 1 1 v cc v cc power input pin. 2 bias v cc clamp output pin. this pin will control the gate of an nchannel mosfet that in turn regulates vcc. this pin is internally clamped at 15 v when the ic is in sleep mode. 3 sync clock synchronization pin. a positive edge will terminate the current pwm cycle. ground this pin when it is not used. 3 2 uvlo sleep and under voltage lockout pin. a voltage greater than 1.8 v causes the chip to awake upo however the gate re- mains low. a voltage greater than 2.6 v on this pin allows the output to switch. 4 4 ss soft start capacitor pin. a capacitor placed between ss and ground is charged with 10 m a and discharged with 10 ma. the soft start capacitor controls both soft start time and hiccup mode frequency. 5 5 v fb voltage feedback pin. the collector of an optocoupler is typically tied to this pin. this pin is pulled up internally by a 4.3 k w resistor to 5.0 v and is clamped internally at 2.9 v (2.65 v). if v fb is pulled > 4.0 v, the oscillator is disabled and gate will stay high. if the v fb pin is pulled < 0.49 v, gate will stay low. 6 6 i sense current sense pin. this pin is connected to the current sense resistor on the primary side. if v fb is floating, the gate will go low if i sense = 195 mv (335 mv). if i sense > 275 mv (525 mv), soft start will be initiated. 7 7 gate gate drive output pin. capable of driving a 3.0 nf load. gate is nominally clamped to 13.5 v. 8 8 gnd ground pin.
cs5124, cs5126 http://onsemi.com 6 + + + + + + + + v cc uvlo comp v ref = 5.0 v osc dis ramp sync v5 ref v5 ref v refok gnd i sense v fb gate v cc uvlo bias ss (cs5124 only) s r q f3 v5 ref v5 ref v cc line amp 2.0 v v v v v v v v v v 1.91 v/1.83 v 2.62 v/2.45 v tshut 7.7 v/7.275 v g2 g6 v 490 mv 10 m a f2 s r q l ine uvlo comp remote (sleep) comp 150 c/125 c ss amp blanking 1000 w driver g7 g1 g3 s r q f1 blank i comp 2nd set domain reset domain 85 mv/ m s 170 mv/ m s + + + v cc + + + + + + + + + + (cs5126 only) 4500 w 1.32 v 2.90 v (2.65 v) ss comp soft start latch pwm comp v fb comp 60 mv (125 mv) enable g5 275 mv 275 mv (525 mv) (1/5) 1/10 v 2.9 r r figure 2. block diagram theory of operation powering the ic v cc can be powered directly from a regulated supply and requires 500 m a of startup current. the cs5124/6 includes a line bias pin (bias) that can be used to control a series pass transistor for operation over a wide input voltage. the bias pin will control the gate voltage of an nchannel mosfet placed between v in and v cc to regulate v cc at 8.0 v. v cc and uvlo pins the uvlo pin has three different modes; low power shutdown, line uvlo, and normal operation. to illustrate how the uvlo pin works; assume that v in , as shown in the application schematic, is ramped up starting at 0 v with the uvlo pin open. the ss and i sense pins also start at 0 v. while the uvlo is below 1.8 v, the ic will remain in a low current sleep mode and the bias pin of the cs5124 is internally clamped to a maximum of 15 v. when the voltage on the uvlo pin rises to between 1.8 v and 2.6 v the reference for the v cc uvlo is enabled and v cc is regulated to 8.0 v by the bias pin (cs5124 only), but the ic remains in a uvlo state and the output driver does not switch. when the uvlo pin exceeds 2.6 v and the v cc pin exceeds 7.7 v, the gate pin is released from a low state and can begin switching based on the comparison of the i sense and v fb pins. the soft start capacitor begins charging from 0 v at 10 m a. as the capacitor charges, a buffered version of the capacitor voltage appears on the v fb pin and the v fb voltage begins to rise. as v fb rises the duty cycle increases until the supply comes into regulation. soft start soft start is accomplished by clamping the v fb pin 1.32 v below the ss pin during normal start up and during restart after a fault condition. when the cs5124/6 starts, the soft
cs5124, cs5126 http://onsemi.com 7 start capacitor is charged from a 10 m a source from 0 v to 4.9 v. the v fb pin follows the soft start pin offset by 1.32 v until the supply comes into regulation or until the soft start error amp is clamped at 2.9 v (2.65 v for the cs5126). during fault conditions the soft start capacitor is discharged at 10 ma. fault conditions the cs5124/6 recognizes the following faults: uvlo off, thermal shutdown, v ref(ok) , and second current threshold. once a fault is recognized, fault latch f2 is set and the ic immediately shuts down the output driver and discharges the soft start capacitor. soft start will begin only after all faults have been removed and the soft start capacitor has been discharged to less than 0.275 v. each fault will be explained in the following sections. under voltage lockout (uvlo) the uvlo pin is tied to typically the midpoint of a resistive divider between v in and ground. during a start up sequence, this pin must be above 2.6 v in order for the ic to begin normal operation. if the ic is running and this pin is pulled below 1.8 v, f2 shuts down the output driver and discharges the soft start capacitor in order to insure proper startup. if the uvlo pin is pulled high again before the soft start capacitor discharges, the ic will complete the soft start discharge and, if no other faults are present, will immediately restart the power supply. if the uvlo pin stays low, then it will enter either the low current sleep mode or the uvlo state depending on the level of the uvlo pin. thermal shutdown if the ic junction temperature exceeds approximately 150 c the thermal shutdown circuit sets f2, which shuts down the output driver and discharges the soft start capacitor. if no other faults are present the ic will initiate soft start when the ic junction temperature has been reduced by 25 c. v ref(ok) v ref(ok) is an internal monitor that insures the internal regulator is running before any switching occurs. this function does not trip the fault comparator like the other fault functions. to insure that soft start will occur at low line conditions the uvlo divider should be set up so that the v cc uvlo comparator turns on before the line uvlo comparator. second threshold comparator since the maximum dynamic range of the i sense signal in normal operation is 195 mv (335 mv for the cs5126), any voltage exceeding this threshold on the i sense pin is considered a fault and the pwm cycle is terminated. the 2nd i comp compares the i sense signal with a 275 mv (525 mv for the cs5126) threshold. if the i sense voltage exceeds the second threshold, f2 is set, the driver turns off, and the soft start capacitor discharges. after the soft start capacitor has discharged to less than 0.275 v soft start will begin. if the fault condition has been removed the supply will operate normally. if the fault remains the supply will operate in hiccup mode until the fault condition is removed. v fb comparator the v fb comparator detects when the output voltage is too high. when the regulated output voltage is too high, the feedback loop will drive v fb low. if v fb is less than 0.49 v the output of the v fb comparator will go high and shut the output driver off. oscillator the internally trimmed, 400 khz (cs5124) or 200 khz (cs5126) provides the slope compensation ramp as well as the pulse for enabling the output driver. pwm comparator and slope compensation the cs5124/6 provides a fixed internal slope compensation ramp that is subtracted from the feedback signal. the pwm comparator compares peak primary current to a portion of the difference of the feedback voltage and slope compensation ramp. the 170 mv/ m s (85 mv/ m s for the cs5126) slope compensation ramp is subtracted from the voltage feedback signal internally. the difference signal is then divided by ten (five for the cs5126) before the pwm comparator to provide high noise rejection with a low voltage across the current sense network. (the effective ramp is 21 mv/ m s for the cs5124, and 18 mv/ m s for the cs5126). a 60 mv (125 mv for the cs5126) nominal of fset on the positive input to the pwm comparator allows for operation with the i sense pin at, or even slightly below gnd. a 4.3 k w pullup resistor internally connected to a 5.0 v nominal reference provides the bias current to for an optocoupler connection to the v fb pin.
cs5124, cs5126 http://onsemi.com 8 application information uvlo and thermal shutdown interaction the uvlo pin and thermal shutdown circuit share the same internal comparator. during high temperature operation (t j > 100 c) the uvlo pin will interact with the thermal shutdown circuit. this interaction increases the turnon threshold (and hysteresis) of the uvlo circuit. if the uvlo pin shuts down the ic during high temperature operation, higher hysteresis (see hysteresis specification) might be required to enable the ic. bias pin (cs5124 only) the bias pin can be used to control v cc as shown in the main application diagram in figure 1. in order to provide adequate phase margin for the bias control loop, the pole created by the series pass transistor and the v cc bypass capacitor should be kept above 10 khz. the frequency of this pole can be calculated by formula (1). pole frequency transconductance of pass transistor 2 c v(cc) (1) the line bias pin shows a significant change in the regulated v cc voltage when sinking large currents. this will show up as poor line regulation with a low value pullup resistor. typical regulated v cc vs bias pin sink current is shown in figure 3. figure 3. regulated v cc vs. bias sink current 5.0 ma 10 ma 20 ma 50 ma 100 ma 200 ma bias current (i bias ) v cc 7.9 8.0 8.1 8.2 8.3 the bias pin and associated components form a high impedance node. care should be taken during pcb layout to avoid connections that could couple noise into this node. clock synchronization pin (cs5126 only) the cs5126 can be synchronized to signals ranging from 30% slower to several times faster than the internal oscillator frequency. if the part is synchronized to a fast signal, maximum duty cycle will be reduced as the frequency increases as shown in figure 4. figure 4. cs5126 maximum duty cycle vs. frequency (synchronized operation) 200 khz frequency maximum duty cycle 0.72 0.77 0.82 300 khz 400 khz 500 khz 125 c 25 c 40 c 600 kh z if the converter is initially free running and a sync signal is applied, the current oscillator cycle will terminate and the oscillator will lock on to the sync signal. the sync pin works with a positive edge triggered signal. when the sync signal transitions high the current pwm cycle terminates and a new cycle begins as shown in figure 5. the typical phase lag between the rising edge of the sync signal and the rising edge of the gate is shown in figure 6. when this pin is held high or low the internal clock determines the oscillator frequency. figure 5. synchronized operation sync osc gate figure 6. t ypical phase lag between sync and gate on 200 khz 70 300 khz 400 khz 500 khz 80 90 100 110 120 130 140 phase lag 600 khz
cs5124, cs5126 http://onsemi.com 9 gate drive rail to rail gate driver operation can be obtained (up to 13.5 v) over a range of mosfet input capacitance if the gate resistor value is kept low. figure 5 shows the high gate drive level vs. the series gate resistance with v cc = 8.0 v driving an irf220. figure 7. gate drive vs. gate resistor driving an irf220 (v cc = 8.0 v) 0 gate resistor value peak voltage 8.5 0.3 0.5 2.5 5.0 8.0 7.5 7.0 6.5 6.0 11 a large negative dv/dt on the power mosfet drain will couple current into the gate driver through the gate to drain capacitance. if this current is kept within absolute maximum ratings for the gate pin it will not damage the ic. however if a high negative dv/dt coincides with the start of a pwm duty cycle, there will be small variations in oscillator frequency due to current in the controller substrate. if required, this can be avoided by choosing the transformer ratio and reset circuit so that a high dv/dt does not coincide with the start of a pwm cycle, or by clamping the negative voltage on the gate pin with a schottky diode first current sense threshold during normal operation the peak primary current is controlled by the level of the v fb pin (as determined by the control loop) and the current sense network. once the signal on the i sense pin exceeds the level determined by v fb pin the pwm cycle terminates. during high output currents the v fb pin will rise until it reaches the v fb clamp. the first current sense threshold determines the maximum signal allowed on the i sense pin before the pwm cycle is terminated. under this condition the maximum peak current is determined by the v fb clamp, the slope compensation ramp, the pwm comparator offset voltage and the pwm on time. the nominal first current threshold varies with on time and can be calculated from formulas (2) & (3) below. 1st threshold 2.9 v 170 mv s t on 10 60 mv (2) cs5124 1st threshold 2.65 v 85 mv s t on 5.0 125 mv (3) cs5126 when the output current is high enough for the i sense pin to exceed the first threshold, the pwm cycle terminates early and the converter begins to function more like a current source. the current sense network must be chosen so that the peak current during normal operation does not exceed the first current sense threshold. second current sense threshold the second threshold is intended to protect the converter from overheating by switching to a low duty cycle mode when there are abnormally high fast rise currents in the converter. if the second current sense threshold is tripped, the converter will shut off and restart in soft start mode until the high current condition is removed. the dead time after a second threshold overcurrent condition will primarily be determined by the time required to charge the soft start cap from 0.275 v nominal to 1.32 v. the second threshold will only be reached when a high dv/dt is present at the current sense pin. the signal must be fast enough to reach the second threshold before the first threshold turns off the driver. this will normally happen if the forward inductor saturates or when there is a shorted load. excessive filtering of the current sense signal, a low value current sense resistor, or even an inductor that does not saturate during heavy output currents can prevent the second threshold from being reached. in this case the first current sense threshold will trip during each cycle of high output current conditions. the first threshold will limit output current but some components, especially the output rectifier, can overheat due to higher than normal average output current. slope compensation current mode converters operating at duty cycles in excess of 50% require an artificial ramp to be added to the current waveform or subtracted from the feedback waveform. for the current loop to be stable the artificial ramp must be equivalent to at least 50% of the inductor current down slope and is typically chosen between 75% to 100% of the inductor down current down slope. to choose an inductor value such that the internal slope compensation ramp will be equal to a certain fraction of the inductor down current slope use the formula (4). 1 internal ramp (v out v rectifier ) n secondary n primary r sense slope value factor inductor value(h) (4) calculating the nominal inductor value for an artificial ramp equivalent to 100% of the current inductor down slope at cs5126 nominal conditions, a 5.0 v output, a 200 m w current sense resistor and a 4:1 transformer ratio yields 1 20 mv s (5.0 v 0.3 v) 1 4 0.2 1.0 13.2 h (5)
cs5124, cs5126 http://onsemi.com 10 to check that the slope compensation ramp will be greater than 50% of the inductor down under all conditions, substitute the minimum internal slope compensation value and use 0.5 for the slope compensation value. then check that the actual inductor value will always be greater than the inductor value calculated. during synchronized operation of the cs5126 the slope compensation ramp is reduced by 33%. if the cs5126 will be used in synchronized operation, the inductor value should be recalculated to work with the slope compensation ramp reduced to 67% of the normal value. powering the cs5124/6 from a transformer winding there are numerous ways to power the cs5124/6 from a transformer winding to enable the converter to be operated at high efficiency over a wide input range. two ways are shown in the application circuits. the cs5124 application circuit in figure 1 is a flyback converter that uses a second flyback winding to power v cc . r4 improves v cc regulation with load changes by snubbing the turn off spike. once the turn off spike has subsided the voltage of this winding is voltage proportional to the voltage on the main flyback winding. this voltage is regulated because the main winding is clamped by the regulated output voltage. in the cs5126 application circuit in figure 8 an extra winding is added to the forward inductor to power v cc . this winding is phased to conduct during the off time of the forward converter and performs the same function as the flyback winding above. a flyback winding from a forward transformer can also be used to power v cc . ideally the transformer voltsecond product of a forward converter would be constant over the range of line voltages and load currents; and the transformer inductance could be chosen to store the required level of energy during each cycle to power v cc . even though the flyback energy is not directly regulated it would remain constant. unfortunately in a real converter there are many nonideal effects that degrade regulation. transformer inductance varies, converter frequency varies, energy stored in primary leakage inductance varies with output current, stray transformer capacitances and various parasitics all effect the level of energy available for v cc . if too little energy is provided to v cc , the bootstrapping circuit must provide power and efficiency will be reduced. if too much energy is provided v cc rises and may damage the controller. if this approach is taken the circuit must be carefully designed and component values must be controlled for good regulation. figure 8. additional application diagram, 48 v to 5.0 v, 5.0 a forward converter using the cs5126 v fb 5v out 3675v in v cc gnd cs5126 mbrb2060ct 0.2 w 0.01 m f 1000 pf 0.1 m f 1.5 m f c10 1000 pf 10 k mmbd6100l 10 m h gate i s uvlo sync ss 10 k 10 k c11 r10 r9 c3 c2 c1 1.5 m f 0.2 m f 100 v l1 c12 c9 0.01 m f r8 c7 c8 r3 r7 2.0 k 30.1 k sync enable c4 q2 irf634 t1 t2 c6 c5 d3 d2 r6 r2 r1 390 pf q1 f2t493 ctx1514526 ctx1514527 48vrtn isolated rtn 47 m f 47 m f u2 tps5908 r4 1/4w 100 v 100 v 17.4 k 200 k 39 k 1.0 m f 25 v 11 v
cs5124, cs5126 http://onsemi.com 11 package dimensions so8 d suffix case 75107 issue v seating plane 1 4 5 8 n j x 45 k notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimension a and b do not include mold protrusion. 4. maximum mold protrusion 0.15 (0.006) per side. 5. dimension d does not include dambar protrusion. allowable dambar protrusion shall be 0.127 (0.005) total in excess of the d dimension at maximum material condition. a b s d h c 0.10 (0.004) x y g m y m 0.25 (0.010) z y m 0.25 (0.010) z s x s m package thermal data parameter so8 unit r q jc typical 45 c/w r q ja typical 165 c/w
cs5124, cs5126 http://onsemi.com 12 on semiconductor and are trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to make changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. atypicalo parameters which may be provided in scill c data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body , or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthori zed use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. publication ordering information japan : on semiconductor, japan customer focus center 4321 nishigotanda, shinagawaku, tokyo, japan 1410031 phone : 81357402700 email : r14525@onsemi.com on semiconductor website : http://onsemi.com for additional information, please contact your local sales representative. cs5124/d literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 3036752175 or 8003443860 toll free usa/canada fax : 3036752176 or 8003443867 toll free usa/canada email : onlit@hibbertco.com n. american technical support : 8002829855 toll free usa/canada

▲Up To Search▲

Price & Availability of CS5124-D

	To Download CS5124-D Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .